Course Index

Search for a Course on the Course Index

Sort the columns by clicking on the table header, or use the search bar to find a topic, keyword, persona or silicon.

COMPLETE COURSE LIST

This list includes all courses offered by BLT, including AMD Courses and BLT Custom Courses. Courses listed as “Public” in Availability are currently listed on our Calendar of classes.

Course	Common Topics	Persona	Silicon	Status	Availability*
Accelerating Applications with the Vitis Unified Software Environment	Tools, Vitis, Embedded	Software Engineer, System Architect	FPGA, Adaptive SoC, SoC, AI	Current	Private Only
Adaptive Computing for Managers	Architecture, Tools, Methodologies	Manager	FPGA, SoC, Adaptive SoC	Current	Public and Private
Adaptive SoCs for System Architects	Embedded, Power, Debugging	System Architect	Adaptive SoC, SoC	Current	Coming soon
Advanced Debug Techniques for Hardware Engineers (BLT Exclusive)	Debugging, Vivado, Tools	Hardware Engineer, System Architect	FPGA, SoC	Current	Private Only
Advanced Features and Techniques of Embedded Systems Design	Embedded, Vivado, Simulation, Verification	Hardware Engineer, Software Engineer, System Architect	FPGA, SoC	Deprecated	Private Only
Advanced SDSoC Development Environment and Methodology	Architecture, Memory, Vivado, Tools	Hardware Engineer, Software Engineer, System Architect	SoC	Deprecated	Private Only
Advanced VHDL	RTL, Testbench, Simulation, Language	Hardware Engineer, System Architect	FPGA, SoC	Current	Private Only
C-based Design: High-Level Synthesis with the Vivado HLx Tool	Vitis, Tools, Testbench, RTL, HLS	Hardware Engineer, Software Engineer, System Architect	FPGA	Deprecated	Private Only
Design Closure Techniques	FPGA, Vivado, Timing Closure, Test Bench, Simulation, Design Closure	Hardware Engineer, Software Engineer, System Architect	FPGA, Adaptive SoC	Current	Public and Private
Designing an Integrated PCI Express System	Connectivity, UltraScale+, UltraScale, Clocking, Simulation, Testbench, Debugging, PCIe	Hardware Engineer, Software Engineer, System Architect	FPGA	Current	Private Only
Designing an Integrated PCI Express System with Xilinx Serial Transceivers (BLT Exclusive)	Connectivity, UltraScale+, UltraScale, Clocking, Simulation, Testbench, Debugging, PCIe, Embedded, Signal Integrity	Hardware Engineer, System Architect	FPGA	Deprecated	Private Only
Designing and Verification with SystemVerilog (BLT Exclusive)	RTL, Testbench, Simulation, Language, Verification	Hardware Engineer, System Architect	FPGA	Current	Public and Private
Designing FPGAs Using the Vivado Design Suite 1	Architecture, Vivado, Timing Constraints, Debugging, Tools, Clocking, Tcl	Hardware Engineer	FPGA	Current	Public and Private
Designing FPGAs Using the Vivado Design Suite 2	Vivado, Debugging, Tcl, Timing Constraints, Clocking	Hardware Engineer	FPGA	Current	Public and Private
Designing FPGAs Using the Vivado Design Suite 3	Debugging, Timing Constraints, Vivado, Clocking, Tcl	Hardware Engineer	FPGA	Current	Public and Private
Designing FPGAs Using the Vivado Design Suite 4	Debugging, Timing Constraints, Vivado, Clocking, Tcl	Hardware Engineer	FPGA	Current	Public and Private
Designing with Ethernet MAC Controllers	Ethernet, Simulation, Vivado, Testbench, I/O	Hardware Engineer	FPGA	Deprecated	Private Only
Designing with SystemVerilog	RTL, Language	Hardware Engineer, System Architect	FPGA	Current	Private Only
Designing with the IP Integrator Tool				Current	Private Only
Designing with the Spartan-6 and Virtex-6 FPGA Families	Architecture, Spartan-6, Vivado, Tools, Clocking	Hardware Engineer, System Architect	FPGA	Deprecated	Private Only
Designing with the UltraScale and UltraScale+ Architectures	UltraScale+, UltraScale, Architecture, Clocking, DSP	Hardware Engineer, System Architect	FPGA	Current	Private Only
Designing with the Versal Adaptive SoC: Architecture and Methodology	Architecture, Tools, Simulation, Debugging, Versal, PetaLinux	Hardware Engineer, Software Engineer, System Architect	FPGA, Adaptive SoC, SoC	Deprecated	Private Only
Designing with the Versal Adaptive SoC: Network on Chip	Architecture, Versal, Memory, I/O, Debugging	Hardware Engineer, Software Engineer, System Architect	Adaptive SoC	Current	Public and Private
Designing with the Versal Adaptive SoC: Power and Board	Signal Integrity, Versal, Power	Hardware Engineer, System Architect	Adaptive SoC	Current	Private Only
Designing with the Versal Adaptive SoC: Architecture	Architecture, Tools, Simulation, Debugging, Versal, PetaLinux	Hardware Engineer, Software Engineer, System Architect	FPGA, Adaptive SoC, SoC	Current	Public and Private
Designing with the Versal Adaptive SoC: Hardware Debug			Adaptive SoC	Current	Coming soon
Designing with the Versal Adaptive SoC: Memory Interfaces			Adaptive SoC	Current	Coming soon
Designing with the Versal Adaptive SoC: Quick Start			Adaptive SoC	Current	Coming soon
Designing with the Versal Adaptive SoC: Serial Transceivers			Adaptive SoC	Current	Coming soon
Designing with the Versal AI Engine: Quick Start			Adaptive SoC	Current	Coming soon
Designing with the Versal Apative SoC: PCI Express Systems	PCIe, AXI, Embedded, Connectivity	Hardware Engineer, Software Engineer, System Architect	Adaptive SoC	Current	Private Only
Designing with the Xilinx 7 Series Families	Architecture, Clocking, DSP	Hardware Engineer, System Architect	FPGA, SoC	Deprecated	Private Only
Designing with the Zynq UltraScale+ RFSoC	RFSoC, Simulation, Zynq UltraScale+	Hardware Engineer, Software Engineer, System Architect	FPGA, SoC	Current	Public and Private
Designing with UltraScale FPGA Transceivers	Signal Integrity, Testbench, Debugging	Hardware Engineer	FPGA	Deprecated	Private Only
Designing with Verilog	RTL, Testbench, Simulation, Language	Hardware Engineer, System Architect	FPGA	Current	Public and Private
Designing with Versal AI Engine: Architecture and Design Flow -1	Versal, Architecture, Tools, Embedded	Hardware Engineer, Software Engineer, System Architect	Adaptive SoC, AI	Current	Public and Private
Designing with Versal AI Engine: Graph Programming with AI Engine Kernels - 2	Versal, Tools, Debugging, Embedded	Software Engineer, System Architect	Adaptive SoC, AI	Current	Public and Private
Designing with Versal AI Engine: Kernel Programming and Optimization - 3	Versal, Debugging, Embedded	Software Engineer, System Architect	Adaptive SoC, AI	Current	Public and Private
Designing with VHDL	RTL, Testbench, Simulation, Language	Hardware Engineer, System Architect	FPGA	Current	Public and Private
Designing with Xilinx Serial Transceivers	Signal Integrity, Testbench, Debugging	Hardware Engineer	FPGA	Current	Private Only
Developing AI Inference Solutions with the Vitis AI Platform	Vitis, ML	Software Engineer	Adaptive SoC, AI	Current	Private Only
Developing and Optimizing Applications Using the OpenCL Framework for FPGAs	OpenCL, Debugging, Embedded	Hardware Engineer, Software Engineer, System Architect	FPGA, SoC	Deprecated	Private Only
Developing Multimedia Solutions with the Video Codec Unit Using the GStreamer Framework			FPGA, SoC	Current	Coming soon
DSP Design Using System Generator	DSP, Tools, Verification, Simulation	Hardware Engineer, System Architect	FPGA	Deprecated	Private Only
Dynamic Function eXchange (DFX) Using the Vivado Design Suite	Tools, Debugging, partial reconfiguration	Hardware Engineer	FPGA	Current	Public and Private
Embedded Design with PetaLinux Tools	Zynq UltraScale+,ÃÂ MPSoC, Versal, Embedded, Tools, Debugging	Software Engineer, System Architect	SoC	Current	Public and Private
Embedded Heterogeneous Design	Versal, Vitis, Embedded, HLS, AI Engine, Tools, Debugging	Software Developer, Hardware Engineer, System Architect	SoC	Current	Public and Private
Embedded Systems Design	Embedded, Zynq, Vivado, Tools, Simulation	Hardware Engineer, Software Engineer, System Architect	FPGA, SoC	Current	Private Only
Embedded Systems Hardware Design Boot Camp for the MPSoC (BLT Exclusive)	Vivado, MPSoC, Zynq UltraScale+, Debugging, Tools	Hardware Engineer, Software Engineer, System Architect	SoC	Current	Public and Private
Embedded Systems Software Design	Embedded, Zynq, Vivado, Tools, Debugging	Software Engineer	SoC	Current	Private Only
Essential DSP Design Techniques using System Generator (BLT Exclusive)	DSP, Tools, Verification, Simulation	Hardware Engineer, System Architect	FPGA	Deprecated	Private Only
Essential DSP Implementation Techniques for Xilinx FPGAs	DSP, Tools, Verification, Simulation	Hardware Engineer, System Architect	FPGA	Deprecated	Private Only
High-Level Synthesis with the Vitis HLS Tool	Vitis, Tools, Testbench, Zynq UltraScale+, MPSoC, RTL, HLS	Hardware Engineer, Software Engineer, System Architect	FPGA, SoC	Current	Public and Private
How to Design a High-Speed Memory Interface	Memory, I/O, Debugging, Tools, Testbench	Hardware Engineer	FPGA	Deprecated	Private Only
Intro to the Zync SoC Architecture			FPGA, SoC	Current	Coming soon
Migrating to the Vitis Embedded Software Development IDE Workshop	Vitis, Tools, Debugging, Embedded	Hardware Engineer, Software Engineer, System Architect	SoC	Current	Private Only
Operating Systems and Hypervisors in Adaptive SoCs	Processing, Linux, Hypervisor, AMP, Power	Software Engineer	Adaptive SoC, SoC	Current	Private Only
PCIe Protocol Overview	PCIe, Debugging, Embedded, Connectivity	Hardware Engineer, Software Engineer, System Architect	FPGA, SoC	Deprecated	Private Only
Signal Integrity and Board Design for Xilinx FPGAs	Signal Integrity, Clocking, Simulation, Verification	Hardware Engineer	FPGA	Deprecated	Private Only
Spartan-6 / ISE User Migration Training (BLT Exclusive)	Vivado, Tcl, Tools, Clocking, Debugging, Timing Constraints, Simulation	Hardware Engineer	FPGA	Current	Private Only
UltraFast Design Methodology	Vivado, Tools, Timing Constraints, I/O	Hardware Engineer, System Architect	FPGA	Current	Public and Private
UltraScale and UltraScale+ Architectures Workshop			FPGA, SoC	Current	Coming soon
Using Alveo Cards to Accelerate Dynamic Workloads			FPGA	Current	Coming soon
Using Robotics Applications with the Kria SOM			Kria SOM	Current	Coming soon
Using Vision-based Applications with the Kria SOM	Architecture, Tools, AI	Hardware Engineer, Software Engineer	FPGA, SOM, SoC, AI	Current	Public and Private
Verification with SystemVerilog	RTL, Language	Hardware Engineer, System Architect	FPGA	Current	Private Only
Vitis Model Composer: A MATLAB and Simulink-based Product with DSP Techniques	Vitis, DSP, HLS, AI, MATLAB	Hardware Engineer, System Architect	FPGA, Adaptive SoC, AI	Current	Public and Private
Vivado Boot Camp for the FPGA User Phase 1: FPGA Essentials - Architecture, Memory and IO (BLT Exclusive)	Architecture, Memory, I/O, Clocking, Ultrascale, Tools	Hardware Engineer	FPGA	Deprecated	Private Only
Vivado Boot Camp for the FPGA User Phase 2: Tcl Scripting, IP Creation and Debugging (BLT Exclusive)	Vivado, Tcl, Tools, Clocking, Debugging, Timing Constraints, Simulation	Hardware Engineer	FPGA	Deprecated	Private Only
Vivado Boot Camp for the FPGA User Phase 3: Floorplanning and Advanced Timing Closure (BLT Exclusive)e	Vivado, Timing Constraints, Clocking, Debugging	Hardware Engineer	FPGA	Deprecated	Private Only
Vivado Boot Camp: Basic Training (BLT Exclusive)	Architecture, Vivado, Tools, Timing Constraints	Hardware Engineer	FPGA	Deprecated	Private Only
Vivado Design Suite Advanced XDC and Static Timing Analysis for ISE Software Users	Vivado, Tools, Timing Constraints, Tcl	Hardware Engineer	FPGA	Deprecated	Private Only
Vivado Design Suite for ISE Software Project Navigator Users	Vivado, Tools, Simulation, Timing Constraints	Hardware Engineer	FPGA	Deprecated	Private Only
Xilinx for Managers	Architecture, Tools, Methodologies	Manager	FPGA, SoC, Adaptive SoC	Deprecated	Private Only
Xilinx Partial Reconfiguration Tools & Techniques	Tools, Debugging, Partial Reconfiguration	Hardware Engineer	FPGA	Deprecated	Private Only
Zynq SoC System Architecture	Zynq, Memory, I/O, Architecture	Hardware Engineer, Software Engineer, System Architect	FPGA, SoC	Current	Private Only
Zynq UltraScale+ MPSoC for the Hardware Designer	Zynq UltraScale+,ÃÂ MPSoC, Tools, Vivado	Hardware Engineer	FPGA, SoC	Current	Private Only
Zynq UltraScale+ MPSoC for the Software Developer	Zynq UltraScale+,ÃÂ MPSoC, Embedded, Tools, Debugging	Software Engineer	SoC	Deprecated	Private Only
Zynq UltraScale+ MPSoC for the System Architect	Zynq UltraScale+,ÃÂ MPSoC, Embedded, Tools, Debugging	System Architect	FPGA, SoC	Deprecated	Private Only
Zynq UltraScale+ MPSoC: Boot and Platform Management			FPGA, SoC	Current	Coming soon
Designing with the Versal Adaptive SoC: Design Methodology	Methodologies, Power, Tools, Timing Closure, Debugging	Hardware Engineer, Software Engineer, System Architect	FPGA, Adaptive SoC	Current	Public, Private

*Classes listed as “Public” are scheduled on our Calendar. Please view the Calendar for class dates. All other classes are available as private. Most deprecated classes have a current equivalent, and we would recommend taking the new class in most circumstances. Please contact BLT Training with questions.

VIEW CALENDAR

My instructor was very professional

My instructor was very professional and answered all of my questions thoroughly. I enjoyed hearing about his professional experience with certain aspects of the course / labs as we went through the course.

– Student from Vivado Boot Camp for the FPGA User Phase 1

I would endorse him to teach a friend

Cole was a fantastic instructor and was very proactive in answering any questions that came up. I would endorse him to teach if a friend had to learn from this course.

– Student from Designing with Verilog

One of the best experiences for AMD Xilinx training that I’ve had

Bill was a great instructor and answered all of our questions. He went above and beyond to make this course a great experience. If/When I use BLT for Xilinx training in the future I will be on the lookout to see if he’s leading the lecture. One of the best experiences for AMD Xilinx training that I’ve had.

– Student from Designing with VHDL

My instructor was very capable

My instructor was very capable of answering any of my questions even when they were an extension of the material being presented. If he wasn’t sure of an answer, he made sure to verify his thoughts before answering my question

– Student from Vivado Boot Camp for the FPGA User Phase 1

Thanks for a great class!

I have attended a bunch of training courses over the years. This one was definitely one of the best I have attended. Erich did a great job, and the material is very well done. Thanks for a great class!

– Student from Vivado Boot Camp for the FPGA User Phase 1

All in all a great experience

Tom was a great instructor, very knowledgeable and polite throughout the course. All in all a great experience.

– Student from Vivado Boot Camp for the FPGA User Phase 2

Knowledgeable instructor

Elie was a knowledgeable instructor, and did a really good job of making sure students were comfortable interrupting for questions. He answered questions well and communicated very clearly.

– Student from Designing with VHDL

A lot of insights beyond the course

Glenn was a great instructor and provided us with a lot of insights beyond the course material

– Student from Embedded Design with PetaLinux Tools

Labs were great

The labs were great and really reinforced the topics.

– Student from Designing with Versal AI Engine 1: Architecture and Design Flow

Erich was engaging

Erich was engaging and had good pacing during the course. Although the course was all day for 3 days I didn’t feel exhausted at the end of sessions.

– Student from Vivado Boot Camp for the FPGA User Phase 1

Impressed with the effort

Glenn is a good instructor – I’m impressed with the effort he put into the presentation.
I hope I didn’t annoy him with too many questions.

– Student from Designing with Versal AI Engine 3: Kernel Programming and Optimization

Can quickly and concisely answer technical questions

I really like the expertise of the presenters and that they can quickly and concisely answer technical questions, Tom did great!

– Student from Vivado Boot Camp for the FPGA User Phase 3

I have a great grasp of HLS and how to use Vitis effectively

I really enjoyed this class and feel like I have a great grasp of HLS and how to use Vitis effectively. Cole was a great instructor, and I
would easily take another class with him. Thank you very much for running this class!

– Student from High-Level Synthesis with the Vitis HLS Tool

My instructor took time

My instructor took time during some of the breaks to look up and distribute information about questions that he didn’t happen to know direct answers to, and I always appreciate when instructors take the time to do that.

– Student from Vivado Boot Camp for the FPGA User Phase 3

Elie was an exceptional instructor

Elie was an exceptional instructor, and I would welcome the opportunity to take another class from him and BLT in the future.

– Student from Designing with Verilog

College course fit into 3 days

The instructor certainly knew the material and could explain the concepts as well as answer questions. Even the instructor said that this is a college course fit into 3 days.

– Student from Designing with VDHL

They had answers for just about every question

Erich and Nathaniel were great, they had answers for just about every question/issue and linked relevant Xilinx/Vivado user manuals for further explanation/documentation.

– Student from Vivado Boot Camp for the FPGA User Phase 2

I had a wonderful instructor

I had a wonderful instructor. His pacing throughout the course was good and made sure to allow for student questions and have conversations about related topics and experiences. I think the atmosphere was great for everyone to both learn and to share experiences, tips, and tricks about using the tool and the features discussed throughout the course.

– Student from Vivado Boot Camp for the FPGA User Phase 3

This one was definitely one of the best

– Student from Vivado Boot Camp for the FPGA User Phase 1

The instructor was excellent

The instructor for this class, Glenn, was excellent. He presented the material with great examples and encouraged students to ask questions at any point in the course. Whenever there was a question he could not answer, he mentioned that he would bring it to his colleagues for answers, and after we came back from lunch, he had the answer.

– Student from Embedded Design with PetaLinux Tools

Expert tidbits

I liked the expert tidbits my instructor threw in to keep in mind when working on projects in the future regarding best practices. I also appreciated the questions the more experienced students asked, and how he was knowledgeable in order to address them.

– Student from Designing with VHDL

I gained a lot of information

The class was pretty great and I gained a lot of information from it that I will certainly be applying at my job going forward!!

– Student from Vivado Boot Camp for the FPGA User Phase 1