Designing with the Versal ACAP: Network on Chip

This course introduces the Xilinx® Versal® ACAP network on chip (NoC) to users familiar with Xilinx devices. Besides providing an overview of the major components in the Versal device, the course illustrates how the NoC is used to efficiently move data within the device.

The emphasis of this course is on enumerating the major components comprising the NoC architecture in the Xilinx Versal ACAP, implementing a basic design using the NoC, and configuring the NoC for efficient data movement.

Click here for more information about the Xilinx Versal ACAP.

See Course Outline

1-Day Instructor-led Course	Price USD	Training Credits
Hosted Online - $299/day	$299	3
In-Person Registration - $399/day	$399	4
Printed Course Book (A PDF book is included in the course fee)	$100	1
Private Training	Contact Us	Contact Us
Follow on Coaching	Contact Us	Contact Us

Scheduled Classes

Live Online Training (9am-5pm ET)

July 25, 2023 | Register Today

November 7, 2023 | Register Today

View our Full Calendar for class date status.

(Confirmed, Closed, Full)

Training Duration:

1 Day

Looking for the No-Cost workshop? Go here.

The BLT Adaptive Computing Summit

Emerging Solutions for Outer Space, Undersea, and Everywhere in Between

April 25: Columbia, MD • May 2: Melbourne, FL • May 4: Orlando, FL • May 17: Huntsville, AL

LEARN MORE

Who should attend:

Hardware developers and system architects whether migrating from existing Xilinx devices or starting out with the Versal ACAP devices

Skills Gained

After completing this comprehensive training, you will know how to:

Identify the major network on chip components in the Versal ACAP
Include the necessary components to access the NoC from the PL
Configure connection QoS for efficient data movement

Course Outline

Day 1
Architecture Overview for Existing Xilinx Users {Lecture} Versal ACAPs Compared to Zynq^® UltraScale+^™ Devices {Lecture} NoC Introduction and Concepts {Lecture, Lab} NoC Architecture {Lecture} Design Tool Flow Overview {Lecture} NoC DDR Memory Controller {Lecture} NoC Performance Tuning {Lecture, Lab} System Design Migration {Lecture}

Please note: The instructor may change the content order to provide a better learning experience.

Prerequisites:

Any Xilinx device architecture class
Familiarity with the Vivado Design Suite

RELATED COURSES:

Updated 3-22-2023

©2023 Advanced Micro Devices, Inc. Xilinx, Inc. is now part of AMD. Xilinx, the Xilinx logo, AMD, the AMD Arrow logo, Alveo, Artix, Kintex, Kria, Spartan, Versal, Vitis, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Advanced Micro Devices, Inc.