$299/Day - Designing FPGAs Using the Vivado Design Suite 2

Designing FPGAs Using the Vivado Design Suite 2

BLT offers Vivado Boot Camp for the FPGA User Phase 2: Tcl Scripting, IP Creation and Debugging which contains modules from this Xilinx® course.

This course shows you how to build an effective FPGA design using synchronous design techniques, using the Vivado® IP integrator to create a sub-system, using proper HDL coding techniques to improve design performance, and debugging a design with multiple clock domains.

See Course Outline

2-Day Instructor-led Course	Price USD	Training Credits
Hosted Online - $299/day	$598	6
In-Person Registration - $399/day	$798	8
Printed Course Book (mailed to you)	$100	1
Private Training	Contact Us	Contact Us
Follow on Coaching	Contact Us	Contact Us

Scheduled Classes

No Scheduled Sessions - Contact Us to ask about setting one up!

See available class dates for Vivado Boot Camp for the FPGA User Phase 2: Tcl Scripting, IP Creation and Debugging

Training Duration:

2 Days

We update our schedule regularly. Stay informed.

NEWSLETTER SIGNUP

Who should attend:

Digital designers who have a working knowledge of HDL (VHDL or Verilog) and who are new to Xilinx FPGAs.

Skills Gained

After completing this comprehensive training, you will know how to:

Create a Tcl script to create a project, add sources, and implement a design
Describe and use the clock resources in a design
Build resets into your system for optimum reliability and design speed
Apply timing exception constraints in a design as part of the Baselining procedure to fine tune the design
Use the Vivado IP integrator to create a block design
Create and package your own IP and add to the Vivado IP catalog to reuse
Describe the HLx design flow that increases productivity
Debug a design with multiple clock domains with the help of multiple debug cores using the Vivado logic analyzer
Identify synchronous design techniques
Describe how an FPGA is configured

Course Outline

Day 1	Day 2
UltraFast^™ Design Methodology: Design Creation and Analysis Overview of the methodology guidelines covered in this course. Synchronous Design Techniques Introduces synchronous design techniques used in an FPGA design. Resets Investigates the impact of using asynchronous resets in a design. Register Duplication Use register duplication to reduce high fanout nets in a design. Scripting in Vivado Design Suite Project Mode Explains how to write Tcl commands in the project-based flow for a design. Clocking Resources Describes various clock resources, clocking layout, and routing in a design. I/O Logic Resources Overview of I/O resources and the IOB property for timing closure. Creating and Packaging Custom IP Create your own IP and package and include it in the Vivado IP catalog. Using an IP Container Use a core container file as a single file representation for an IP. Designing with IP Integrator Use the Vivado IP integrator to create the uart_led subsystem.	Timing Summary Report Use the post-implementation timing summary report to sign-off criteria for timing closure. Generated Clocks Use the report clock networks report to determine if there are any generated clocks in a design. Clock Group Constraints Apply clock group constraints for asynchronous clock domains. Introduction to Timing Exceptions Introduces timing exception constraints and applying them to fine tune design timing. Power Analysis and Optimization Using the Vivado Design Suite Use report power commands to estimate power consumption. Introduction to the HLx Design Flow Use the HLx design flow to increase productivity and reduce run time when designing and verifying a design. Configuration Process Understand the FPGA configuration process, such as device power up, CRC check, etc. Sampling and Capturing Data in Multiple Clock Domains Overview of debugging a design with multiple clock domains that require multiple ILAs. Design Analysis Using Tcl Commands Analyze a design using Tcl commands.

Day 1

Day 2

UltraFast^™ Design Methodology: Design Creation and Analysis
Overview of the methodology guidelines covered in this course.
Synchronous Design Techniques
Introduces synchronous design techniques used in an FPGA design.
Resets
Investigates the impact of using asynchronous resets in a design.
Register Duplication
Use register duplication to reduce high fanout nets in a design.
Scripting in Vivado Design Suite Project Mode
Explains how to write Tcl commands in the project-based flow for a design.
Clocking Resources
Describes various clock resources, clocking layout, and routing in a design.
I/O Logic Resources
Overview of I/O resources and the IOB property for timing closure.
Creating and Packaging Custom IP
Create your own IP and package and include it in the Vivado IP catalog.
Using an IP Container
Use a core container file as a single file representation for an IP.
Designing with IP Integrator
Use the Vivado IP integrator to create the uart_led subsystem.

Timing Summary Report
Use the post-implementation timing summary report to sign-off criteria for timing closure.
Generated Clocks
Use the report clock networks report to determine if there are any generated clocks in a design.
Clock Group Constraints
Apply clock group constraints for asynchronous clock domains.
Introduction to Timing Exceptions
Introduces timing exception constraints and applying them to fine tune design timing.
Power Analysis and Optimization Using the Vivado Design Suite
Use report power commands to estimate power consumption.
Introduction to the HLx Design Flow
Use the HLx design flow to increase productivity and reduce run time when designing and verifying a design.
Configuration Process
Understand the FPGA configuration process, such as device power up, CRC check, etc.
Sampling and Capturing Data in Multiple Clock Domains
Overview of debugging a design with multiple clock domains that require multiple ILAs.
Design Analysis Using Tcl Commands
Analyze a design using Tcl commands.

Please note: The instructor may change the content order to provide a better learning experience.

Prerequisites:

Designing FPGAs Using the Vivado Design Suite 1 course
Working HDL knowledge (VHDL or Verilog)
Digital design experience

RELATED COURSES:

Updated 4-10-22

©2022 Advanced Micro Devices, Inc. Xilinx, Inc. is now part of AMD. Xilinx, the Xilinx logo, AMD, the AMD Arrow logo, Alveo, Artix, Kintex, Kria, Spartan, Versal, Vitis, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Advanced Micro Devices, Inc.