Designing with VHDL

This comprehensive course is a thorough introduction to the VHDL language. The emphasis is on writing solid synthesizable code and enough simulation code to write a viable testbench. Structural, register transfer level (RTL), and behavioral coding styles are covered. This class addresses targeting Xilinx devices specifically and FPGA devices in general. The information gained can be applied to any digital design by using a top-down synthesis design approach. This course combines insightful lectures with practical lab exercises to reinforce key concepts. You will also learn best coding practices that will increase your overall VHDL proficiency and prepare you for the Advanced VHDL course. Incoming students with little or no VHDL knowledge will finish this course empowered with the ability to write efficient hardware designs and perform high-level HDL simulations.

In this three-day course, you will gain valuable hands-on experience.

Skills Gained

After completing this comprehensive training, you will know how to:

  • Implement the VHDL portion of coding for synthesis
  • Identify the differences between behavioral and structural coding styles
  • Distinguish coding for synthesis versus coding for simulation
  • Use scalar and composite data types to represent information
  • Use concurrent and sequential control structure to regulate information flow
  • Implement common VHDL constructs (Finite State Machines [FSMs], RAM/ROM data structures)
  • Simulate a basic VHDL design
  • Write a VHDL testbench and identify simulation-only constructs
  • Identify and implement coding best practices
  • Optimize VHDL code to target specific silicon resources within the Xilinx FPGA
  • Create and manage designs within the Vivado Design Suite environment

Course Outline

Day 1

  • The “Shape” of VHDL
  • Demo: Multiplexer
  • LAB: Using the Tools
  • Data Types
  • Concurrent Operations
  • LAB: Using Concurrent Statements
  • Processes and Variables
  • LAB: Designing a Simple Process

Day 2

  • Introduction to Testbenches
  • Vivado Simulator Basics
  • LAB: Simulating a Simple Design
  • Creating Memory
  • LAB: Building a Dual-Port Memory
  • Finite State Machines
  • LAB: Building a Moore Finite State Machine
  • Targeting Xilinx FPGAs
  • LAB: Xilinx Tool Flow

Day 3

  • Loops and Conditional Elaboration
  • LAB: Using Loops
  • Attributes
  • Functions and Procedures
  • Packages and Libraries
  • LAB: Building Your Own Package
  • Interacting with the Simulation
  • Writing a Good Testbench
  • LAB: Building a Meaningful Testbench

Scheduled Classes

Instructor-led Web Based Training
5/18/2021 – 5/20/2021

Instructor-led Web Based Training
7/27/2021 – 7/29/2021

Instructor-led Web Based Training
9/8/2021 – 9/10/2021

Instructor-led Web Based Training
11/16/2021 – 11/18/2021

Education Investment Options

Standard Registration
Standard Registration
27 Training Credits
Advanced Registration
Advanced Registration
24 Training Credits
Basic Follow-on Coaching
Comprehensive Follow-on Coaching

  • To qualify for the Advanced Registration Price, full payment must be received 21 days prior to the first day of class.
  • Basic follow-on coaching includes 2 hours (max 2 calls)
  • Comprehensive follow-on coaching includes 10 hours (max 5 calls)
  • Follow-on Coaching must be purchased at time of registration.


Training Duration:

3 Days

Who should attend:

Engineers who want to use VHDL effectively for modeling, design, and synthesis of digital designs


Basic digital design knowledge

Version: 2021-03-17_0932