Designing with the Versal ACAP: Architecture and Methodology

This course helps you to learn about AMD Xilinx Versal^® ACAP architecture and design methodology.

The emphasis of this course is on reviewing the architecture of the Versal ACAP, describing the different engines available in the Versal architecture and what resources they contain, utilizing the hardened blocks available in the Versal architecture, using the design tools and methodology provided by Xilinx to create complex systems, describing the network on chip (NoC) and AI Engine concepts and their architectures, and performing system-level simulation and debugging.

Click here for more information about the Xilinx Versal ACAP.

See Course Outline

3-Day Instructor-led Course	Price USD	Training Credits
Hosted Online - $299/day	$897	9
In-Person Registration - $399/day	$1197	12
Printed Course Book (A PDF book is included in the course fee)	$100	1
Private Training	Contact Us	Contact Us
Follow on Coaching	Contact Us	Contact Us

Scheduled Classes

Live Online Training (9am-5pm ET)

June 20-22, 2023 | Register Today

October 17-19, 2023 | Register Today

View our Full Calendar for class date status.

(Confirmed, Closed, Full)

TRAINING DURATION:

3 Days

The BLT Adaptive Computing Summit

Emerging Solutions for Outer Space, Undersea, and Everywhere in Between

April 25: Columbia, MD • May 2: Melbourne, FL • May 4: Orlando, FL • May 17: Huntsville, AL

LEARN MORE

Who should attend:

Software and hardware developers, system architects, and anyone who wants to learn about the architecture of the Xilinx Versal ACAP device.

Skills Gained

After completing this comprehensive training, you will know how to:

Describe the Versal ACAP architecture at a high level
Describe the various engines in the Versal ACAP device
Use the various blocks from the Versal architecture to create complex systems
Perform system-level simulation and debugging
Identify and apply different design methodologies

Course Outline

Day 1	Day 2	Day 3
Introduction {Lecture} Architecture Overview {Lecture} Design Tool Flow {Lecture, Lab} Adaptable Engines (PL) {Lecture} Processing System {Lecture} PMC and Boot and Configuration {Lecture, Lab} SelectIO Resources {Lecture} Clocking Architecture {Lecture, Lab} System Interrupts {Lecture}	Timers, Counters, and RTC {Lecture} Software Build Flow {Lecture, Lab} Software Stack {Lecture} DSP Engine {Lecture} AI Engine {Lecture} NoC Introduction and Concepts {Lecture, Lab} Device Memory {Lecture} Programming Interfaces {Lecture} Application Partitioning {Lecture}	PCI Express & CCIX {Lecture, Lab} Serial Transceivers {Lecture} Power and Thermal Solutions {Lecture} Debugging {Lecture, Lab} Security Features {Lecture} System Simulation {Lecture, Lab} System Design Methodology {Lecture}

Please note: The instructor may change the content order to provide a better learning experience.

Prerequisites:

Comfort with the C/C++ programming language
Vitis IDE software development flow
Hardware development flow with the Vivado Design Suite
Basic knowledge of UltraScale/UltraScale+ FPGAs and Zynq UltraScale+ MPSoCs

RELATED COURSES:

Updated 3-22-2023

©2023 Advanced Micro Devices, Inc. Xilinx, Inc. is now part of AMD. Xilinx, the Xilinx logo, AMD, the AMD Arrow logo, Alveo, Artix, Kintex, Kria, Spartan, Versal, Vitis, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Advanced Micro Devices, Inc.