Advanced Debug Techniques for Hardware Engineers

This 1-day course is for hardware engineers, system architects, and anyone who wants to learn best practices for debugging challenging issues encountered while developing FPGAs, SoCs, PCBs, and embedded systems using the Vivado® Design Suite. The features and capabilities of the Vivado Integrated Logic Analyzer are covered in lectures, demonstrations and labs, along with general debugging concepts, tools and techniques.

Additionally, this course will cover common gotchas and roadblocks engineers commonly face when both implementing FPGA designs and bringing up PCBs for the first time. The hands-on labs utilizing actual Xilinx ZCU104 Evaluation Boards provide students with experience designing, expanding and modifying an embedded system, including techniques for triggering on boot and hardware-software co-debugging.

1-Day Instructor-led Course	Price USD	Training Credits
Hosted Online - $299/day	$299	3
In-Person Registration - $399/day	$399	4
Printed Course Book (A PDF book is included in the course fee)	$100	1
Private Training	Contact Us	Contact Us
Follow on Coaching	Contact Us	Contact Us

Scheduled Classes

No Scheduled Sessions - Contact Us to ask about setting one up!

View our Full Calendar for class date status.

(Confirmed, Closed, Full)

Training Duration:

1 Day

The BLT Adaptive Computing Summit

Emerging Solutions for Outer Space, Undersea, and Everywhere in Between

April 25: Columbia, MD • May 2: Melbourne, FL • May 4: Orlando, FL • May 17: Huntsville, AL

LEARN MORE

Who should attend:

Hardware engineers, system architects, and anyone who wants to learn how to debug challenging issues encountered while developing with FPGAs, SoCs, ACAPs, and PCBs.

Skills Gained

After completing this comprehensive training, you will know how to:

Identify synchronous design techniques
Use the Vivado™ logic analyzer and debug flows to debug a design
Debug a design with multiple clock domains with the help of multiple debug cores using the Vivado™ logic analyzer
Debug a design at the device startup phase to debug issues related to startup events, such as MMCM lock and design coming out of reset

Course Outline

Day 1
Vivado Debug Methodology Introduction to Vivado Logic Analyzer Debug Cores – Overview Netlist Insertion Flow Lab: Inserting a Debug Core Using the Netlist Insertion Flow HDL Instantiation Flow Lab: Adding a Debug Core Using the HDL Instantiation Flow Introduction to Triggering Trigger Using the Trigger State Machine in the Vivado Logic Analyzer Lab: Triggering Using the Trigger State Machine Capturing Data in Multiple Clock Domains Lab: Sampling and Capturing Data in Multiple Clock Domains Trigger and Debug at Device Startup Debugging Using TCL Commands Lab: Debugging a Design Using Tcl Commands Transceiver Test and Debugging Lab: IBERT Lab on the ZCU104 Board

Day 1

Vivado Debug Methodology
Introduction to Vivado Logic Analyzer
Debug Cores – Overview Netlist Insertion Flow
Lab: Inserting a Debug Core Using the Netlist Insertion Flow
HDL Instantiation Flow
Lab: Adding a Debug Core Using the HDL Instantiation Flow
Introduction to Triggering
Trigger Using the Trigger State Machine in the Vivado Logic Analyzer
Lab: Triggering Using the Trigger State Machine
Capturing Data in Multiple Clock Domains
Lab: Sampling and Capturing Data in Multiple Clock Domains
Trigger and Debug at Device Startup
Debugging Using TCL Commands
Lab: Debugging a Design Using Tcl Commands
Transceiver Test and Debugging
Lab: IBERT Lab on the ZCU104 Board

Please note: The instructor may change the content order to provide a better learning experience.

Prerequisites:

Working HDL knowledge (VHDL or Verilog)
Digital or system design experience

RELATED COURSES:

Updated 3-22-2023

©2023 Advanced Micro Devices, Inc. Xilinx, Inc. is now part of AMD. Xilinx, the Xilinx logo, AMD, the AMD Arrow logo, Alveo, Artix, Kintex, Kria, Spartan, Versal, Vitis, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Advanced Micro Devices, Inc.