Designing an Integrated PCI Express System

BLT offers a newer course for this material: Designing an Integrated PCI Express System with Xilinx Serial Transceivers

Attending this course will provide students a working knowledge of how to implement a Xilinx® PCI Express core in custom applications. This course offers students hands-on experience with implementing a Xilinx PCI Express system within the customer education reference design. With this experience, users can improve their time to market with the PCIe core design. Various Xilinx PCI Express core products will be enumerated to aid in selecting the proper solution. This course focuses on the AXI streaming interconnect.

Learn more about PCI Express and Xilinx Technology.

See Course Outline

2-Day Instructor-led CoursePrice USDTraining Credits
Hosted Online - $299/day$5986
In-Person Registration - $399/day$7988
Printed Course Book (mailed to you)$1001
Private TrainingContact UsContact Us
Follow on CoachingContact UsContact Us

Scheduled Classes

No Scheduled Sessions - Contact Us to ask about setting one up!

Training Duration:

2 Days

We update our schedule regularly. Stay informed.

Who should attend:

  • Hardware designers who want to create applications using Xilinx IP cores for PCI Express
  • Software engineers who want to understand the deeper workings of the Xilinx PCI Express solution
  • System architects who want to leverage key Xilinx advantages related to performance, latency, and bandwidth in PCI Express applications

Skills Gained

After completing this comprehensive training, you will know how to:

  • Construct a basic PCIe system by selecting the appropriate core for your application, specifying requirements of an endpoint application, connecting this endpoint with the core, utilizing FPGA resources to support the core, simulating the design
  • Identify the advanced capabilities of the PCIe specification protocol and feature set

Course Outline

Day 1Day 2
  • Course Introduction
  • LAB: Packet Coding
    This lab helps you recall basic PCI Express transaction layer packet formats.
  • Xilinx PCI Express Solutions
  • Connecting Logic to the Core AXI Interface
  • PCIe Core Customization
  • LAB: Constructing the PCIe Core
    This lab familiarizes you with the necessary flow for generating a Xilinx Integrated PCI Express Endpoint core from the IP catalog. You will select appropriate parameters and create the PCIe core used throughout the labs.
  • Packet Formatting Details
  • Simulating a PCIe System Design
  • LAB: Simulating the PCIe Core
    This lab demonstrates the timing and behavior of a typical link negotiation using the Vivado simulator. You will observe and capture transaction layer packets.
  • Endpoint Application Considerations
  • PCI Express in Embedded Systems
  • LAB: Using the PCI Express Core in IP Integrator
    This lab familiarizes you with all the necessary steps and recommended settings to use the PCIe solutions in an IP integrator block design.
  • Application Focus: DMA
  • Design Implementation and PCIe Configuration
  • LAB: Implementing the PCIe Design
    This lab familiarizes you with all the necessary steps and recommended settings to turn the HDL source to a bitstream by using the Tandem configuration mode.
  • Root Port Applications
  • Debugging and Compliance
  • LAB: Debugging the PCIe Design
    This lab illustrates how to use the Vivado logic analyzer to monitor the behavior of the core and a small endpoint application for proper operation.
  • Interrupts and Error Management
  • Course Summary

Please note: The instructor may change the content order to provide a better learning experience.


  • Experience with PCIe specification protocol
  • Knowledge of VHDL or Verilog
  • Experience with Xilinx implementation tools
  • Understanding of Xilinx timing constraints
  • Knowledge and experience of Xilinx timing closure
  • Experience with a simulation tool, preferably the Vivado simulator
  • Moderate digital design experience


Updated 4-10-22
©2022 Advanced Micro Devices, Inc. Xilinx, Inc. is now part of AMD. Xilinx, the Xilinx logo, AMD, the AMD Arrow logo, Alveo, Artix, Kintex, Kria, Spartan, Versal, Vitis, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Advanced Micro Devices, Inc.