Advanced VHDL

Home > Xilinx Training Courses > Languages Courses > Advanced VHDL

Advanced VHDL

Increase your VHDL proficiency by learning advanced techniques that will help you write more robust and reusable code. This comprehensive course is targeted toward designers who already have some experience with VHDL.

The course highlights modeling, testbenches, RTL/synthesizable design, and techniques aimed at creating parameterizable and reusable designs. The majority of class time is spent in challenging hands-on labs as compared to lecture modules.

2-Day Instructor-led CoursePrice USDTraining Credits
Hosted Online - $299/day$5986
In-Person Registration - $399/day$7988
Printed Course Book (mailed to you)$1001
Private TrainingContact UsContact Us
Follow on CoachingContact UsContact Us

Scheduled Classes

No Scheduled Sessions – Contact Us to ask about setting one up!

Training Duration:

2 Days

REGISTER

We update our schedule regularly. Stay informed.

NEWSLETTER SIGNUP

Who should attend:

VHDL users with intermediate knowledge of VHDL.

Skills Gained

After completing this comprehensive training, you will know how to:

  • Write efficient and reusable RTL, testbenches, and packages
  • Create self-testing testbenches
  • Create realistic models
  • Use the text IO capabilities of the VHDL language
  • Store simulation data dynamically
  • Create parameterized designs
  • Create parameterized code for design reuse

Course Outline

Day 1Day 2
  • VHDL Overview
  • Simulation Concepts
  • Advanced Data Types
  • Subprograms and Design Attributes
  • LAB: Flexible Functions
    Construct and use predefined attributes to build functions and procedures that automatically adjust to the size of the passed arguments as well as creating a reusable module with unconstrained ports.
  • Access Type Techniques and Blocks
  • LAB: Linked Lists with Access Types
    Create linked lists to capture arbitrarily large data sets. Also included in this lab is a reusable helper package for managing singly linked lists.
  • Utilizing File IO
  • LAB: TextIO Techniques
    Load memory for synthesis via a text file using the TextIO extensions for std_logic and std_logic_vector as provided by the std_logic_TextIO package.
  • Advanced Techniques in VHDL
  • LAB: Creating Real-World Simulations
    Create spread-spectrum clocks with jitter and other real-world factors. Model board and behavioral component delay.
  • Supporting Multiple Platforms
  • LAB: Supporting Multiple Platforms
    Effectively use configuration statements, conditional generates, and scripts to build variations on VHDL themes.
  • Non-Integer Numbers
  • LAB: Implementing Fixed and Floating Point Numbers
    Construct a simple fixed point math example and compare to the IEEE_PROPOSED fixed and floating point models.
  • Appendix: Guarded Signals

Please note: The instructor may change the content order to provide a better learning experience.

Prerequisites:

  • Designing with VHDL course or equivalent knowledge of modeling, simulation, and RTL coding At least 6 months of coding experience beyond an introductory course

RELATED COURSES:

REGISTER
Updated 9-02-2021

©2021 Bottom Line Technologies, Inc. All Rights Reserved.

©2021 Xilinx, Inc. Xilinx, the Xilinx logo, Alveo, Artix, Kintex, Spartan, Versal, Vitis, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries.

∧