Vivado Design Suite for ISE Software Project Navigator Users

This course is available as private training only.

COURSE CODE: FPGA-V4ISE

This course offers introductory training on the AMD Vivado Design Suite for experienced ISE software users who want to take full advantage of the Vivado Design Suite feature set.

The focus is on:

Learning about Vivado Design Suite projects
Understanding the design flow
Applying Xilinx Design Constraints
Creating basic timing reports

See Course Outline

2-Day Instructor-led Course	Price USD	Training Credits
Hosted Online - $600/day	$1200	12
In-Person Public Registration - $600/day	$1200	12
Private Training	Learn More	Learn More
Coaching	Learn More	Learn More
Printed Course Book (A PDF book is included in the course fee)	$200	2

Scheduled Classes

No Scheduled Sessions - Contact Us to ask about setting one up!

Training Duration:

2 Days

The instructor was excellent

The instructor for this class, Glenn, was excellent. He presented the material with great examples and encouraged students to ask questions at any point in the course. Whenever there was a question he could not answer, he mentioned that he would bring it to his colleagues for answers, and after we came back from lunch, he had the answer.

– Student from Embedded Design with PetaLinux Tools

I would endorse him to teach a friend

Cole was a fantastic instructor and was very proactive in answering any questions that came up. I would endorse him to teach if a friend had to learn from this course.

– Student from Designing with Verilog

Thanks for a great class!

I have attended a bunch of training courses over the years. This one was definitely one of the best I have attended. Erich did a great job, and the material is very well done. Thanks for a great class!

– Student from Vivado Boot Camp for the FPGA User Phase 1

Can quickly and concisely answer technical questions

I really like the expertise of the presenters and that they can quickly and concisely answer technical questions, Tom did great!

– Student from Vivado Boot Camp for the FPGA User Phase 3

All in all a great experience

Tom was a great instructor, very knowledgeable and polite throughout the course. All in all a great experience.

– Student from Vivado Boot Camp for the FPGA User Phase 2

Erich was engaging

Erich was engaging and had good pacing during the course. Although the course was all day for 3 days I didn’t feel exhausted at the end of sessions.

– Student from Vivado Boot Camp for the FPGA User Phase 1

I have a great grasp of HLS and how to use Vitis effectively

I really enjoyed this class and feel like I have a great grasp of HLS and how to use Vitis effectively. Cole was a great instructor, and I
would easily take another class with him. Thank you very much for running this class!

– Student from High-Level Synthesis with the Vitis HLS Tool

Knowledgeable instructor

Elie was a knowledgeable instructor, and did a really good job of making sure students were comfortable interrupting for questions. He answered questions well and communicated very clearly.

– Student from Designing with VHDL

Impressed with the effort

Glenn is a good instructor – I’m impressed with the effort he put into the presentation.
I hope I didn’t annoy him with too many questions.

– Student from Designing with Versal AI Engine 3: Kernel Programming and Optimization

This one was definitely one of the best

– Student from Vivado Boot Camp for the FPGA User Phase 1

They had answers for just about every question

Erich and Nathaniel were great, they had answers for just about every question/issue and linked relevant Xilinx/Vivado user manuals for further explanation/documentation.

– Student from Vivado Boot Camp for the FPGA User Phase 2

My instructor was very capable

My instructor was very capable of answering any of my questions even when they were an extension of the material being presented. If he wasn’t sure of an answer, he made sure to verify his thoughts before answering my question

– Student from Vivado Boot Camp for the FPGA User Phase 1

Expert tidbits

I liked the expert tidbits my instructor threw in to keep in mind when working on projects in the future regarding best practices. I also appreciated the questions the more experienced students asked, and how he was knowledgeable in order to address them.

– Student from Designing with VHDL

Elie was an exceptional instructor

Elie was an exceptional instructor, and I would welcome the opportunity to take another class from him and BLT in the future.

– Student from Designing with Verilog

College course fit into 3 days

The instructor certainly knew the material and could explain the concepts as well as answer questions. Even the instructor said that this is a college course fit into 3 days.

– Student from Designing with VDHL

My instructor was very professional

My instructor was very professional and answered all of my questions thoroughly. I enjoyed hearing about his professional experience with certain aspects of the course / labs as we went through the course.

– Student from Vivado Boot Camp for the FPGA User Phase 1

I gained a lot of information

The class was pretty great and I gained a lot of information from it that I will certainly be applying at my job going forward!!

– Student from Vivado Boot Camp for the FPGA User Phase 1

Labs were great

The labs were great and really reinforced the topics.

– Student from Designing with Versal AI Engine 1: Architecture and Design Flow

A lot of insights beyond the course

Glenn was a great instructor and provided us with a lot of insights beyond the course material

– Student from Embedded Design with PetaLinux Tools

My instructor took time

My instructor took time during some of the breaks to look up and distribute information about questions that he didn’t happen to know direct answers to, and I always appreciate when instructors take the time to do that.

– Student from Vivado Boot Camp for the FPGA User Phase 3

I had a wonderful instructor

I had a wonderful instructor. His pacing throughout the course was good and made sure to allow for student questions and have conversations about related topics and experiences. I think the atmosphere was great for everyone to both learn and to share experiences, tips, and tricks about using the tool and the features discussed throughout the course.

– Student from Vivado Boot Camp for the FPGA User Phase 3

One of the best experiences for AMD Xilinx training that I’ve had

Bill was a great instructor and answered all of our questions. He went above and beyond to make this course a great experience. If/When I use BLT for Xilinx training in the future I will be on the lookout to see if he’s leading the lecture. One of the best experiences for AMD Xilinx training that I’ve had.

– Student from Designing with VHDL

Be the first to know. Sign up for our newsletter.

Who should attend:

Existing Xilinx ISE software Project Navigator FPGA designers.

Software Tools

Vivado Design or System Edition 2018.1

Hardware

Architecture: UltraScale and 7 series FPGAs*
Demo board (optional): Kintex UltraScale FPGA KCU105 board or Kintex-7 FPGA KC705 board*

* This course focuses on the UltraScale and 7 series architectures.

Skills Gained

After completing this comprehensive training, you will know how to:

Use the Project Manager in the Vivado Design Suite to start a new project
Identify the available Vivado IDE design flows (project based and non-project batch)
Identify file sets (HDL, XDC, simulation) and analyze designs using the cross-selection capabilities, Schematic viewer, and Hierarchical viewer
Synthesize and implement an HDL design
Apply HDL coding techniques and reset methodology to your design
Utilize a systematic approach to apply synchronous design techniques
Use the Vivado IP flow to add and customize IPs
Explain how to use Tcl commands and scripts in your design
Write Tcl scripts in Vivado Design Suite project and non-project modes

Course Outline

Day 1	Day 2
Introduction to the Vivado Design Suite {Lecture} Introduction to Vivado Design Flows {Lecture} Vivado Design Suite Project Mode {Lecture, Lab} Behavioral Simulation {Lecture} Synthesis and Implementation {Lecture, Lab} Basic Design Analysis in the Vivado IDE {Lab, Demo} Vivado Design Suite I/O Pin Planning {Lecture, Lab} Xilinx Power Estimator Spreadsheet {Lecture} UltraFast Design Methodology: Board and Device Planning {Lecture, Demo} HDL Coding Techniques {Lecture} Resets {Lecture, Lab} Register Duplication {Lecture} Synchronous Design Techniques {Lecture}	Vivado IP Flow {Lecture, Lab, Demo} Designing with the IP Integrator {Lecture, Lab, Demo, Case Study} UltraFast Design Methodology: Design Creation {Lecture} Vivado Design Suite Non-Project Mode {Lecture} Introduction to the Tcl Environment {Lecture, Lab} Design Analysis Using Tcl Commands {Lecture, Lab, Demo} Scripting in Vivado Design Suite Project Mode {Lecture, Lab} Scripting in Vivado Design Suite Non-Project Mode {Lecture, Lab}

Day 1

Day 2

Introduction to the Vivado Design Suite {Lecture}
Introduction to Vivado Design Flows {Lecture}
Vivado Design Suite Project Mode {Lecture, Lab}
Behavioral Simulation {Lecture}
Synthesis and Implementation {Lecture, Lab}
Basic Design Analysis in the Vivado IDE {Lab, Demo}
Vivado Design Suite I/O Pin Planning {Lecture, Lab}
Xilinx Power Estimator Spreadsheet {Lecture}
UltraFast Design Methodology: Board and Device Planning {Lecture, Demo}
HDL Coding Techniques {Lecture}
Resets {Lecture, Lab}
Register Duplication {Lecture}
Synchronous Design Techniques {Lecture}

Vivado IP Flow {Lecture, Lab, Demo}
Designing with the IP Integrator {Lecture, Lab, Demo, Case Study}
UltraFast Design Methodology: Design Creation {Lecture}
Vivado Design Suite Non-Project Mode {Lecture}
Introduction to the Tcl Environment {Lecture, Lab}
Design Analysis Using Tcl Commands {Lecture, Lab, Demo}
Scripting in Vivado Design Suite Project Mode {Lecture, Lab}
Scripting in Vivado Design Suite Non-Project Mode {Lecture, Lab}

Please note: The instructor may change the content order to provide a better learning experience.

Prerequisites:

Basic knowledge of the VHDL or Verilog language
Digital design knowledge

RELATED COURSES:

Updated 03-12-2025

©2025 Advanced Micro Devices, Inc. Xilinx, Inc. is now part of AMD. Xilinx, the Xilinx logo, AMD, the AMD Arrow logo, Alveo, Artix, Kintex, Kria, Spartan, Versal, Vitis, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Advanced Micro Devices, Inc.