Vivado Boot Camp for the FPGA User Phase 2: Tcl Scripting, IP Creation and Debugging

Home > AMD Training Courses > Boot Camps > Vivado Boot Camp for the FPGA User Phase 2: Tcl Scripting, IP Creation and Debugging

Vivado Boot Camp for the FPGA User Phase 2: Tcl Scripting, IP Creation and Debugging

DEPRECATED COURSE: This course is older and no longer offered with our regular course list. It is only available as a private class.

This course contains modules from these AMD courses:

COURSE CODE: BLT-VIV2

This course helps in designing an FPGA design, which includes creating an AMD Vivado Design Suite project with source files, simulating the design, performing pin assignments, applying basic timing constraints, synthesizing, implementing and debugging the design. You will also build an effective FPGA design using synchronous design techniques, using the Vivado IP integrator to create a sub-system and using proper HDL coding techniques to improve design performance.

See Course Outline

3-Day Instructor-led CoursePrice USDTraining Credits
Hosted Online - $600/day$180018
In-Person Public Registration - $600/day$180018
Printed Course Book (A PDF book is included in the course fee)
Cannot be purchased without registration.
$1001
Private TrainingLearn MoreLearn More
CoachingLearn MoreLearn More

Scheduled Classes

No Scheduled Sessions - Contact Us to ask about setting one up!

View our Full Calendar for class date status.
(Confirmed, Closed, Full)

Training Duration:

3 Days

REGISTER

College course fit into 3 days

The instructor certainly knew the material and could explain the concepts as well as answer questions. Even the instructor said that this is a college course fit into 3 days.

– Student from Designing with VDHL

Elie was an exceptional instructor

Elie was an exceptional instructor, and I would welcome the opportunity to take another class from him and BLT in the future.

– Student from Designing with Verilog

The instructor was excellent

The instructor for this class, Glenn, was excellent. He presented the material with great examples and encouraged students to ask questions at any point in the course. Whenever there was a question he could not answer, he mentioned that he would bring it to his colleagues for answers, and after we came back from lunch, he had the answer.

– Student from Embedded Design with PetaLinux Tools

My instructor was very professional

My instructor was very professional and answered all of my questions thoroughly. I enjoyed hearing about his professional experience with certain aspects of the course / labs as we went through the course.

– Student from Vivado Boot Camp for the FPGA User Phase 1

I gained a lot of information

The class was pretty great and I gained a lot of information from it that I will certainly be applying at my job going forward!!

– Student from Vivado Boot Camp for the FPGA User Phase 1

My instructor was very capable

My instructor was very capable of answering any of my questions even when they were an extension of the material being presented. If he wasn’t sure of an answer, he made sure to verify his thoughts before answering my question

– Student from Vivado Boot Camp for the FPGA User Phase 1

I would endorse him to teach a friend

Cole was a fantastic instructor and was very proactive in answering any questions that came up. I would endorse him to teach if a friend had to learn from this course.

– Student from Designing with Verilog

Expert tidbits

I liked the expert tidbits my instructor threw in to keep in mind when working on projects in the future regarding best practices. I also appreciated the questions the more experienced students asked, and how he was knowledgeable in order to address them.

– Student from Designing with VHDL

All in all a great experience

Tom was a great instructor, very knowledgeable and polite throughout the course. All in all a great experience.

– Student from Vivado Boot Camp for the FPGA User Phase 2

Thanks for a great class!

I have attended a bunch of training courses over the years. This one was definitely one of the best I have attended. Erich did a great job, and the material is very well done. Thanks for a great class!

– Student from Vivado Boot Camp for the FPGA User Phase 1

Impressed with the effort

Glenn is a good instructor – I’m impressed with the effort he put into the presentation.
I hope I didn’t annoy him with too many questions.

– Student from Designing with Versal AI Engine 3: Kernel Programming and Optimization

I have a great grasp of HLS and how to use Vitis effectively

I really enjoyed this class and feel like I have a great grasp of HLS and how to use Vitis effectively. Cole was a great instructor, and I
would easily take another class with him. Thank you very much for running this class!

– Student from High-Level Synthesis with the Vitis HLS Tool

This one was definitely one of the best

I have attended a bunch of training courses over the years. This one was definitely one of the best I have attended. Erich did a great job, and the material is very well done. Thanks for a great class!

– Student from Vivado Boot Camp for the FPGA User Phase 1

Labs were great

The labs were great and really reinforced the topics.

– Student from Designing with Versal AI Engine 1: Architecture and Design Flow

One of the best experiences for AMD Xilinx training that I’ve had

Bill was a great instructor and answered all of our questions. He went above and beyond to make this course a great experience. If/When I use BLT for Xilinx training in the future I will be on the lookout to see if he’s leading the lecture. One of the best experiences for AMD Xilinx training that I’ve had.

– Student from Designing with VHDL

Erich was engaging

Erich was engaging and had good pacing during the course. Although the course was all day for 3 days I didn’t feel exhausted at the end of sessions.

– Student from Vivado Boot Camp for the FPGA User Phase 1

A lot of insights beyond the course

Glenn was a great instructor and provided us with a lot of insights beyond the course material

– Student from Embedded Design with PetaLinux Tools

My instructor took time

My instructor took time during some of the breaks to look up and distribute information about questions that he didn’t happen to know direct answers to, and I always appreciate when instructors take the time to do that.

– Student from Vivado Boot Camp for the FPGA User Phase 3

Knowledgeable instructor

Elie was a knowledgeable instructor, and did a really good job of making sure students were comfortable interrupting for questions. He answered questions well and communicated very clearly.

– Student from Designing with VHDL

I had a wonderful instructor

I had a wonderful instructor. His pacing throughout the course was good and made sure to allow for student questions and have conversations about related topics and experiences. I think the atmosphere was great for everyone to both learn and to share experiences, tips, and tricks about using the tool and the features discussed throughout the course.

– Student from Vivado Boot Camp for the FPGA User Phase 3

Can quickly and concisely answer technical questions

I really like the expertise of the presenters and that they can quickly and concisely answer technical questions, Tom did great!

– Student from Vivado Boot Camp for the FPGA User Phase 3

They had answers for just about every question

Erich and Nathaniel were great, they had answers for just about every question/issue and linked relevant Xilinx/Vivado user manuals for further explanation/documentation.

– Student from Vivado Boot Camp for the FPGA User Phase 2

Be the first to know. Sign up for our newsletter.

SIGN UP

Who should attend:

Digital designers who have a working knowledge of HDL (VHDL or Verilog) who have experience with AMD Xilinx FPGAs.

Skills Gained

After completing this comprehensive training, you will know how to:

  • Use the New Project Wizard to create a new Vivado IDE project
  • Describe the supported design flows of the Vivado IDE
  • Create a Tcl script to create a project, add sources and implement a design
  • Use Tcl scripting in project and non-project batch flows to synthesize, implement and generate custom timing reports
  • Synthesize and implement the HDL design
  • Use the Schematic and Hierarchy viewers to analyze and cross-probe a design
  • Generate a DRC report to detect and fix design issues early in the flow
  • Describe and use the clock resources in a design
  • Apply clock and I/O timing constraints and perform timing analysis
  • Use the Vivado IDE I/O Planning layout to perform pin assignments
  • Employ advanced implementation options, such as incremental compile flow, physical optimization techniques and re-entrant mode as last mile strategies
  • Use the Vivado IP integrator to create a block design
  • Create and package your own IP and add to the Vivado IP catalog to reuse

Course Outline

Day 1Day 2Day 3
  • Introduction to Vivado Design Flows
  • Introduction to the TCL Environment
  • LAB: Introduction to the TCL Environment
  • Vivado Design Suite Project-Based Flow
  • LAB: Vivado Design Suite Project-Based Flow
  • Scripting in Vivado Design Suite Project Mode
  • LAB: Scripting in Vivado Design Suite Project Mode
  • Vivado Design Suite Non-Project Mode
  • Scripting in Vivado Design Suite Non-Project Mode
  • LAB: Scripting in Vivado Design Suite Non-Project Mode
  • Debugging and Error Management in TCL Scripting
  • Introduction to the Xilinx TCL Store
  • Demo: Introduction to the Xilinx TCL Store
  • Behavioral Simulation
  • Synthesis and Implementation
  • LAB: Synthesis and Implementation
  • Timing Simulation
  • LAB: Timing Simulation
  • LAB: Vivado Design Rules Checks
  • Design Analysis Using TCL Commands
  • Demo: Design Analysis Using TCL Commands
  • LAB: Design Analysis Using TCL Commands
  • Incremental Compile Flow
  • LAB: Incremental Compile Flow
  • Physical Optimization
  • LAB: Physical Optimization
  • Introduction to Clock Constraints
  • Demo: Introduction to Clock Constraints
  • LAB: Introduction to Clock Constraints
  • Timing Constraints Editor
  • Timing Constraints Wizard
  • LAB: Timing Constraints Wizard
  • Report Clock Networks
  • Demo: Report Clock Networks
  • Vivado Design Suite I/O Pin Planning
  • LAB: Vivado Design Suite I/O Pin Planning
  • I/O Constraints and Virtual Clocks
  • LAB: I/O Constraints and Virtual Clocks
  • Demo: Basic Design Analysis in the Vivado IDE
  • LAB: Basic Design Analysis in the Vivado IDE
  • Setup and Hold Timing Analysis
  • Introduction to Vivado Timing Reports
  • Demo: Introduction to Vivado Timing Reports
  • Timing Summary Report
  • Demo: Timing Summary Report
  • Vivado IP Flow
  • Demo: Vivado IP Flow
  • LAB: Vivado IP Flow
  • Creating and Packaging Custom IP
  • LAB: Creating and Packaging Custom IP
  • Using an IP Container
  • Demo: Using an IP Container
  • Designing with IP Integrator
  • Demo: Designing with IP Integrator
  • Case Study: Designing with IP Integrator
  • LAB: Designing with IP Integrator
  • Managing Remote IP
  • LAB: Managing Remote IP

Please note: The instructor may change the content order to provide a better learning experience.

Prerequisites:

RELATED COURSES:

REGISTER
Updated 8-18-2024
©2024 Advanced Micro Devices, Inc. Xilinx, Inc. is now part of AMD. Xilinx, the Xilinx logo, AMD, the AMD Arrow logo, Alveo, Artix, Kintex, Kria, Spartan, Versal, Vitis, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Advanced Micro Devices, Inc.

©2024 BLT Inc. All Rights Reserved.

∧