Versal Adaptive SoC: Network on Chip Workshop

This workshop introduces the AMD Versal network on chip (NoC) to users familiar with other SoC architectures. Besides providing an overview of the major components in the Versal device, the course illustrates how the NoC is used to efficiently move data within the device.

The emphasis of this course is on:

Enumerating the major components comprising the NoC architecture in the Versal adaptive SoC
Implementing a basic design using the NoC
Configuring the NoC for efficient data movement

Click here for more information about the AMD Versal Adaptive SoC.

See Course Outline

COST:

AMD is sponsoring this workshop, with no cost to students. Limited seats available.

SCHEDULED CLASSES

Live Online Training (10am-3pm ET)

May 22, 2024

View our Full Calendar for class date status.

(Confirmed, Closed, Full)

Training Duration:

1 Day (4 hours)

Be the first to know. Sign up for our newsletter.

Who should attend:

Hardware developers and system architects— whether migrating from existing AMD SoC devices or starting out with the Versal devices.

Software Tools

Vivado Design Suite
Vitis Unified IDE

Hardware

Architecture: Versal adaptive SoCs

Skills Gained

After completing this comprehensive training, you will have the necessary skills to:

Identify the major network on chip components in the AMD Versal architecture
Include the necessary components to access the NoC from the PL
Configure connection QoS for efficient data movement

Course Outline

Day 1
Architecture Overview for Existing Users Introduces to students who already have familiarity with AMD SoC architectures the new and updated features found in the Versal devices. {Lecture} Versal Adaptive SoCs Compared to Zynq UltraScale+ Devices The Versal adaptive SoC has a number of similarities to the Zynq™ UltraScale+™ MPSoC devices. Understanding what is the same, what is different, and what is brand new helps put this powerful new part into context. {Lecture} NoC Introduction and Concepts Reviews the basic vocabulary and high-level operations of the NoC. {Lecture, Lab} NoC Architecture Provides the first deep dive into the sub-blocks of the NoC and how they are used. Describes how the NoC is accessed from the programmable logic. {Lecture} Design Tool Flow Designers come to the Versal devices with different goals. This module explores how traditional FPGA designers, embedded developers, and accelerated system designers would leverage the most appropriate tools. {Lecture} NoC DDR Memory Controller The integration between the NoC pathways and the DDR memory controllers must be understood to have efficient data movement on and off chip. This discussion of the NoC's DDR memory controller blocks provides the background for properly selecting and configuring DDR memory and the memory controller for effective use. {Lecture, Lab} NoC Performance Tuning Synthesizes everything about the NoC and its DDRMCs, illustrating how to fine tune the NoC for the best performance. {Lecture, Lab} System Design Migration Describes how different users will leverage tools and pro

Day 1

Architecture Overview for Existing Users
Introduces to students who already have familiarity with AMD SoC architectures the new and updated features found in the Versal devices. {Lecture}

Versal Adaptive SoCs Compared to Zynq UltraScale+ Devices
The Versal adaptive SoC has a number of similarities to the Zynq™ UltraScale+™ MPSoC devices. Understanding what is the same, what is different, and what is brand new helps put this powerful new part into context. {Lecture}

NoC Introduction and Concepts
Reviews the basic vocabulary and high-level operations of the NoC. {Lecture, Lab}

NoC Architecture
Provides the first deep dive into the sub-blocks of the NoC and how they are used. Describes how the NoC is accessed from the programmable logic. {Lecture}

Design Tool Flow
Designers come to the Versal devices with different goals. This module explores how traditional FPGA designers, embedded developers, and accelerated system designers would leverage the most appropriate tools. {Lecture}

NoC DDR Memory Controller
The integration between the NoC pathways and the DDR memory controllers must be understood to have efficient data movement on and off chip. This discussion of the NoC's DDR memory controller blocks provides the background for properly selecting and configuring DDR memory and the memory controller for effective use. {Lecture, Lab}

NoC Performance Tuning
Synthesizes everything about the NoC and its DDRMCs, illustrating how to fine tune the NoC for the best performance. {Lecture, Lab}

System Design Migration
Describes how different users will leverage tools and pro

Please note: The instructor may change the content order to provide a better learning experience.

Prerequisites:

Any SoC or Versal adaptive SoC architecture course
Familiarity with the Vivado Design Suite
Familiarity with the Vitis Unified IDE

RELATED COURSES:

Updated 8-18-2024

©2024 Advanced Micro Devices, Inc. Xilinx, Inc. is now part of AMD. Xilinx, the Xilinx logo, AMD, the AMD Arrow logo, Alveo, Artix, Kintex, Kria, Spartan, Versal, Vitis, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Advanced Micro Devices, Inc.