Designing with Versal AI Engine 1: Architecture and Design Flow

This course, Versal AI Engine 1, describes the Xilinx Versal AI Engine architecture, how to program the AI Engines (single kernel programming and multiple kernel programming using data flow graphs), the data communications between the PL and AI Engines, and how to utilize the AI Engine library for faster development.

The emphasis of this course is on illustrating the AI Engine architecture, designing single AI Engine kernels, designing multiple AI kernels using data flow graphs with the Vitis IDE, reviewing the data movement between AI Engines, between AI Engines via memory and DMA, and between AI Engines to programmable logic (PL), and analyzing and debugging kernel performance.

Click here for more information about the Xilinx Versal ACAP.

Skills Gained

After completing this comprehensive training, you will know how to:

  • Describe the Versal ACAP architecture at a high level
  • Describe the various engines in the Versal ACAP device and the motivation behind the AI Engine
  • Also describe the architecture of the AI Engine
  • Describe the memory access structure for the AI Engine
  • Describe the full application acceleration flow with the Vitis tool
  • Enumerate the toolchain for Versal AI Engine programming
  • Explain what intrinsic functions are
  • Program a single AI Engine Kernel
  • Program multiple AI Engine kernels using static data flow (SDF) graphs

Course Outline

Day 1

  • Overview of Versal ACAP Architecture {Lecture}
  • Introduction to the Versal AI Engine Architecture {Lecture}
  • Versal AI Engine Memory and Data Movement {Lecture}
  • Versal AI Engine Tool Flow {Lecture, Lab}
  • Application Partitioning on Versal ACAPs {Lecture}
  • Data Types: Scalar and Vector Data Types {Lecture}
  • Intrinsic Functions {Lecture}

Day 2

  • Window and Streaming Data APIs {Lecture}
  • The Programming Model: Single Kernel {Lecture, Lab}
  • The Programming Model: Introduction to the Data Flow Graph {Lecture}
  • The Programming Model: Multiple Kernels Using Graphs {Lecture, Lab}

Scheduled Classes

Instructor-led Web Based Training
3/31/2021 – 4/1/2021
Instructor-led Web Based Training
5/6/2021 – 5/7/2021

Education Investment Options

Standard Registration
Standard Registration
18 Training Credits
Advanced Registration
Advanced Registration
16 Training Credits
Basic Follow-on Coaching
Comprehensive Follow-on Coaching
  • To qualify for the Advanced Registration Price, full payment must be received 21 days prior to the first day of class.
  • Basic follow-on coaching includes 2 hours (max 2 calls)
  • Comprehensive follow-on coaching includes 10 hours (max 5 calls)
  • Follow-on Coaching must be purchased at time of registration.


Versal AI Engine 1



Training Duration:

2 Days

Who should attend:

Software and hardware developers, system architects, and anyone who needs to accelerate their software applications using Xilinx devices


  • Comfort with the C/C++ programming language
  • Software development flow
  • Vitis software for application acceleration development flow



Version: 2021-03-17_0932