Designing with the Versal ACAP: Architecture and Methodology

This course helps you to learn about Xilinx Versal ACAP architecture and design methodology.

The emphasis of this course is on reviewing the architecture of the Versal ACAP, describing the different engines available in the Versal architecture and what resources they contain, utilizing the hardened blocks available in the Versal architecture, using the design tools and methodology provided by Xilinx to create complex systems, describing the network on chip (NoC) and AI Engine concepts and their architectures, and performing system-level simulation and debugging.

Click here for more information about the Xilinx Versal ACAP.

3-Day Instructor-led CoursePrice USDTraining Credits
Hosted Online - $299/day$8979
In-Person Registration - $399/day$119712
Printed Course Book (mailed to you)$1001
Private TrainingContact UsContact Us
Follow on CoachingContact UsContact Us

Scheduled Classes

Live Online Training: September 14-16, 2021
Live Online Training: October 19-21, 2021
Live Online Training: March 1-3, 2022

Training Duration:

3 Days

We update our schedule regularly. Stay informed.

Who should attend:

Software and hardware developers, system architects, and anyone who wants to learn about the architecture of the Xilinx Versal ACAP device.

Skills Gained

After completing this comprehensive training, you will know how to:

  • Describe the Versal ACAP architecture at a high level
  • Describe the various engines in the Versal ACP device
  • Use the various blocks from the Versal architecture to create complex systems
  • Perform system-level simulation and debugging
  • Identify and apply different design methodologies

Course Outline

Day 1Day 2Day 3
  • Introduction {Lecture}
  • Architecture Overview {Lecture}
  • Design Tool Flow {Lecture, Lab}
  • Adaptable Engines (PL) {Lecture}
  • Processing System {Lecture}
  • PMC and Boot and Configuration {Lecture, Lab}
  • SelectIO Resources {Lecture}
  • Clocking Architecture {Lecture, Lab}
  • System Interrupts {Lecture}
  • Timers, Counters, and RTC {Lecture}
  • Software Build Flow {Lecture, Lab}
  • Software Stack {Lecture}
  • DSP Engine {Lecture}
  • AI Engine {Lecture}
  • NoC Introduction and Concepts {Lecture, Lab}
  • Device Memory {Lecture}
  • Programming Interfaces {Lecture}
  • Application Partitioning {Lecture}
  • PCI Express & CCIX {Lecture, Lab}
  • Serial Transceivers {Lecture}
  • Power and Thermal Solutions {Lecture}
  • Debugging {Lecture, Lab}
  • Security Features {Lecture}
  • System Simulation {Lecture, Lab}
  • System Design Methodology {Lecture}

Please note: The instructor may change the content order to provide a better learning experience.

Prerequisites:

  • Comfort with the C/C++ programming language
  • Vitis IDE software development flow
  • Hardware development flow with the Vivado Design Suite
  • Basic knowledge of UltraScale/UltraScale+ FPGAs and Zynq® UltraScale+ MPSoCs

RELATED COURSES:

Updated 9-02-2021