Designing with SystemVerilog

This comprehensive course is a thorough introduction to SystemVerilog constructs for design. This class addresses writing RTL code using the new constructs available in SystemVerilog. New data types, structs, unions, arrays, procedural blocks, and re-usable tasks, functions, and packages, are all covered. The information gained can be applied to any digital design. This course combines insightful lectures with practical lab exercises to reinforce key concepts.

In this two-day course, you will gain valuable hands-on experience. Incoming students with a Verilog background will finish this course empowered with the ability to more efficiently develop RTL designs.

Skills Gained

After completing this comprehensive training, you will know how to:

  • Describe the features and benefits of using SystemVerilog for RTL design
  • Identify the new data types supported in SystemVerilog
  • Use an enumerated data type for coding a finite state machine (FSM)
  • Explain how to use structures, unions, and arrays
  • Describe the new procedural blocks and analyze the affected synthesis results
  • Define the enhancements and ability to reuse tasks, functions, and packages
  • Identify how to simplify module definitions and instantiations using interfaces
  • Examine how to efficiently code in SystemVerilog for FPGA design simulation and synthesis
  • Target and optimize Xilinx FPGAs by using SystemVerilog
  • Synthesize and analyze SystemVerilog designs with the Vivado Design Suite
  • Download a complete SystemVerilog design to an evaluation board

Course Outline

Day 1

  • Introduction to SystemVerilog
  • Data Types
  • Demo: SystemVerilog Integer Data Types
  • LAB: SystemVerilog Data Types
    Use enumerated data types to build a finite state machine and perform synthesis to analyze the results.
  • Structures, Unions, and Arrays
  • LAB: Structures and Unions
    Learn about packed and unpacked structures and unions and how to access their members.
  • Additional Operators in System Verilog
  • Procedural Statements and Flow Control
  • LAB: always_ff and always_comb Procedural Blocks
    Learn to use the new procedural blocks always_comb, always_ff, and always_latch to produce the intended synthesized results.

Day 2

  • Functions, Tasks, and Packages
  • LAB: Functions, Tasks, and Packages
    Create a new package and import that package into the module.
  • Interfaces
  • Targeting Xilinx FPGAs
  • LAB: Interfaces and Design Download
    Use an interface to simplify the module inputs and outputs. Download and verify the design in-circuit.

No Scheduled Sessions – Contact Us to ask about setting one up!

Education Investment Options

Standard Registration
Standard Registration
18 Training Credits
Advanced Registration
Advanced Registration
16 Training Credits
Basic Follow-on Coaching
Comprehensive Follow-on Coaching

  • To qualify for the Advanced Registration Price, full payment must be received 21 days prior to the first day of class.
  • Basic follow-on coaching includes 2 hours (max 2 calls)
  • Comprehensive follow-on coaching includes 10 hours (max 5 calls)
  • Follow-on Coaching must be purchased at time of registration.


Training Duration:

2 Days

Who should attend:

FPGA designers and logic designers


Verilog design experience or completion of Designing with Verilog

Version: 2021-03-17_0932