Developing Multimedia Solutions Using a Hardened VCU/VDU

COURSE CODE: EMBD-MMEDIA

Learn how to build and run complex multimedia applications targeting AMD Zynq™ UltraScale+™ MPSoC EV, Versal™ AI Core, or Versal AI Edge devices with the help of the open-source GStreamer framework.

The course also illustrates how the use of the hardened video codec unit (VCU) in the EV device and the hardened video decode unit (VDU) in the AI Core/AI Edge devices helps to achieve optimum performance by offloading intensive video processing tasks to dedicated hardware accelerators.

The emphasis of this course is on:

  • Describing the multimedia solutions provided by AMD
  • Utilizing the multimedia blocks available in Zynq UltraScale+ MPSoC and Versal adaptive SoC devices
  • Explaining the encoder and decoder functionalities
  • Describing the different audio, video, connectivity, and processing soft IPs provided by AMD
  • Describing the VCU/VDU software stack
  • Describing the different multimedia-supported frameworks
  • Utilizing GStreamer plugins to create video pipelines
  • Performing video encoding and decoding using the video codec unit (VCU) in Zynq UltraScale+ MPSoC EV devices
  • Performing video decoding using the video decoder unit (VDU) in Versal AI Core/Edge devices

See Course Outline

2-Day Instructor-led CoursePrice USDTraining Credits
Hosted Online - $600/day$120012
In-Person Public Registration - $600/day$120012
Private TrainingLearn MoreLearn More
CoachingLearn MoreLearn More
Printed Course Book (A PDF book is included in the course fee)$2002

Scheduled Classes

No Scheduled Sessions - Contact Us to ask about setting one up!

Training Duration:

2 Days

Expert tidbits

I liked the expert tidbits my instructor threw in to keep in mind when working on projects in the future regarding best practices. I also appreciated the questions the more experienced students asked, and how he was knowledgeable in order to address them.

Student from Designing with VHDL

I gained a lot of information

The class was pretty great and I gained a lot of information from it that I will certainly be applying at my job going forward!!

– Student from Vivado Boot Camp for the FPGA User Phase 1

The instructor was excellent

The instructor for this class, Glenn, was excellent. He presented the material with great examples and encouraged students to ask questions at any point in the course. Whenever there was a question he could not answer, he mentioned that he would bring it to his colleagues for answers, and after we came back from lunch, he had the answer.

– Student from Embedded Design with PetaLinux Tools

Can quickly and concisely answer technical questions

I really like the expertise of the presenters and that they can quickly and concisely answer technical questions, Tom did great!

– Student from Vivado Boot Camp for the FPGA User Phase 3

Thanks for a great class!

I have attended a bunch of training courses over the years. This one was definitely one of the best I have attended. Erich did a great job, and the material is very well done. Thanks for a great class!

– Student from Vivado Boot Camp for the FPGA User Phase 1

They had answers for just about every question

Erich and Nathaniel were great, they had answers for just about every question/issue and linked relevant Xilinx/Vivado user manuals for further explanation/documentation.

– Student from Vivado Boot Camp for the FPGA User Phase 2

One of the best experiences for AMD Xilinx training that I’ve had

Bill was a great instructor and answered all of our questions. He went above and beyond to make this course a great experience. If/When I use BLT for Xilinx training in the future I will be on the lookout to see if he’s leading the lecture. One of the best experiences for AMD Xilinx training that I’ve had.

– Student from Designing with VHDL

This one was definitely one of the best

I have attended a bunch of training courses over the years. This one was definitely one of the best I have attended. Erich did a great job, and the material is very well done. Thanks for a great class!

– Student from Vivado Boot Camp for the FPGA User Phase 1

I had a wonderful instructor

I had a wonderful instructor. His pacing throughout the course was good and made sure to allow for student questions and have conversations about related topics and experiences. I think the atmosphere was great for everyone to both learn and to share experiences, tips, and tricks about using the tool and the features discussed throughout the course.

Student from Vivado Boot Camp for the FPGA User Phase 3

Labs were great

The labs were great and really reinforced the topics.

– Student from Designing with Versal AI Engine 1: Architecture and Design Flow

College course fit into 3 days

The instructor certainly knew the material and could explain the concepts as well as answer questions. Even the instructor said that this is a college course fit into 3 days.

Student from Designing with VDHL

My instructor was very professional

My instructor was very professional and answered all of my questions thoroughly. I enjoyed hearing about his professional experience with certain aspects of the course / labs as we went through the course.

– Student from Vivado Boot Camp for the FPGA User Phase 1

Knowledgeable instructor

Elie was a knowledgeable instructor, and did a really good job of making sure students were comfortable interrupting for questions. He answered questions well and communicated very clearly.

– Student from Designing with VHDL

My instructor took time

My instructor took time during some of the breaks to look up and distribute information about questions that he didn’t happen to know direct answers to, and I always appreciate when instructors take the time to do that.

Student from Vivado Boot Camp for the FPGA User Phase 3

I would endorse him to teach a friend

Cole was a fantastic instructor and was very proactive in answering any questions that came up. I would endorse him to teach if a friend had to learn from this course.

– Student from Designing with Verilog

Elie was an exceptional instructor

Elie was an exceptional instructor, and I would welcome the opportunity to take another class from him and BLT in the future.

– Student from Designing with Verilog

I have a great grasp of HLS and how to use Vitis effectively

I really enjoyed this class and feel like I have a great grasp of HLS and how to use Vitis effectively. Cole was a great instructor, and I
would easily take another class with him. Thank you very much for running this class!

– Student from High-Level Synthesis with the Vitis HLS Tool

Erich was engaging

Erich was engaging and had good pacing during the course. Although the course was all day for 3 days I didn’t feel exhausted at the end of sessions.

– Student from Vivado Boot Camp for the FPGA User Phase 1

Impressed with the effort

Glenn is a good instructor – I’m impressed with the effort he put into the presentation.
I hope I didn’t annoy him with too many questions.

– Student from Designing with Versal AI Engine 3: Kernel Programming and Optimization

A lot of insights beyond the course

Glenn was a great instructor and provided us with a lot of insights beyond the course material

– Student from Embedded Design with PetaLinux Tools

All in all a great experience

Tom was a great instructor, very knowledgeable and polite throughout the course. All in all a great experience.

– Student from Vivado Boot Camp for the FPGA User Phase 2

My instructor was very capable

My instructor was very capable of answering any of my questions even when they were an extension of the material being presented. If he wasn’t sure of an answer, he made sure to verify his thoughts before answering my question

– Student from Vivado Boot Camp for the FPGA User Phase 1

Be the first to know. Sign up for our newsletter.

Who should attend:

Anyone who needs to develop multimedia application targeting Zynq UltraScale+ MPSoC EV, Versal AI Core, or Versal AI Edge devices.

Software Tools

  • Vivado™ Design Suite
  • Vitis Unified IDE
  • Petalinux / Yocto

Hardware

  • Zynq UltraScale+ MPSoC ZCU104 board*
  • Versal adaptive SoC VEK280 (Versal AI Edge Series) board*
  • HDMI-supported display device (monitor)
  • Source (Nvidia Shield or ABOX)
  • Two HDMI™ cables and one Ethernet cable

Skills Gained

After completing this comprehensive training, you will have the necessary skills to: 

  • Describe the multimedia solutions provided by AMD
  • Utilize the multimedia blocks available in AMD Zynq UltraScale+ MPSoC and Versal adaptive SoC devices
  • Explain the encoder and decoder functionalities
  • Describe the different audio, video, connectivity, and processing soft IPs provided by AMD
  • Describe the VCU/VDU software stack
  • Describe the different multimedia-supported frameworks
  • Utilize GStreamer plugins to create video pipelines
  • Perform video encoding and decoding using the video codec unit (VCU) in Zynq UltraScale+ MPSoC EV devices
  • Perform video decoding using the video decoder unit (VDU) in Versal adaptive SoC AI Core/Edge devices

Course Outline

Day 1Day 2
Multimedia Overview
Provides an overview of multimedia components and major trends. Also describes why AMD is focused on multimedia. {Lecture}

Multimedia Solutions
Provides a top-level introduction of the different multimedia solutions from AMD, including hardened multimedia blocks, the software stack, soft IPs, and tools. {Lecture}

Zynq UltraScale+ MPSoC: Multimedia Blocks
Reviews the different multimedia blocks available in Zynq UltraScale+ MPSoC EV devices, including the dedicated video codec units, graphics processors, DisplayPort controllers, and
DDR controllers. {Lecture}

Introduction to Video Codec Units (VCU)
Describes the basics of a video codec unit, including why a video code is needed, what it does, and its basic components. {Lecture}

Zynq UltraScale+ MPSoC: VCU Architecture
Covers the video pipeline and reviews the Zynq UltraScale+ MPSoC EV VCU encoder and decoder architecture in detail. {Lecture}

Versal Adaptive SoC: Multimedia Blocks
Outlines the basics of the Versal device architecture and portfolio and reviews the Versal AI Edge and AI Core video decode unit architecture in detail. {Lecture, Lab}

Multimedia: Connectivity and Processing IPs
Reviews the different input and output subsystems that are used to capture and display audio and video data. The corresponding connectivity and processing IPs provided by AMD are also
covered. {Lecture}

VCU: Supported Standards, Latency, and Performance
Discusses the VCU-supported coding standards and provides more information on VCU latency and performance. The different profiles of the H.264/AVC standard is covered in detail, and
different low-latency modes are reviewed. {Lecture}
Introduction to the GStreamer Framework
Describes the GStreamer framework and its basic building blocks. Also describes the advantages of using GStreamer for multimedia application development and how GStreamer interacts with an application. {Lecture, Lab}

Software Stack
Describes the VCU/VDU software stack provided by AMD, including the control software, OpenMAX™ and GStreamer layers. Control software is provided for those with their own
custom frameworks and logic. {Lecture}

Multimedia-supported Frameworks in Linux: V4L2, DRM, KMS, ALSA
Covers the multimedia frameworks supported in Linux (such as V4L2, DRM, KMS and ALSA) and how they are implemented in a video pipeline. The concept of buffer sharing is also discussed. {Lecture, Lab}

Audio and Graphics Solutions
Provides an overview of the features of the AMD audio solutions. Also describes the GPU architecture and functionality of the GPU software stack. {Lecture}

Streaming Pipeline Using GStreamer
Describes in detail the streaming pipeline application flow using GStreamer, including how to build a GStreamer application. {Lecture, Labs}

Please note: The instructor may change the content order to provide a better learning experience.

Prerequisites:

  • Basic knowledge of video technology
  • Basic knowledge of a generic video codec unit (VCU)
  • Intermediate level of knowledge of the Zynq UltraScale+ MPSoC architecture
  • Basic knowledge of the Versal adaptive SoC architecture

RELATED COURSES:

Updated 08-29-2025
©2025 Advanced Micro Devices, Inc. Xilinx, Inc. is now part of AMD. Xilinx, the Xilinx logo, AMD, the AMD Arrow logo, Alveo, Artix, Kintex, Kria, Spartan, Versal, Vitis, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Advanced Micro Devices, Inc.