BLT Adaptive Computing Summit

Home > BLT Adaptive Computing Summit > Orlando

Orlando, FL:

BLT Adaptive Computing Summit

Date:

May 4, 2023

Time:

8:00 am – 5:00 pm EST

Location:

DoubleTree Orlando Airport
5555 Hazeltine National Dr
Orlando, FL 32812

Ticket Cost:

On or Before April 20: $199 per person (or 2 AMD Xilinx Training Credits)
After April 20: $299 per person (or 3 AMD Xilinx training Credits)

The ticket price includes: the cost of attending the event, parking, hot breakfast, hot lunch, breaks, beverages, and the networking reception.

Limited tickets available. This is an in-person event. Attendance is capped at 125 persons.

Parking:

Self parking is included in the cost of the event. When you get to the hotel, please tell the attendant that you are with the BLT group. Valet parking is available but not included.

Summit Agenda (Tentative)

TIME	SESSION
8:00 - 9:00	Registration & Breakfast
9:00 - 9:15	Opening Remarks
9:15 - 10:00	RFSoC Case Study: SAR on Orbit Low-Voltage IO for defense grade parts and considerations when using DDR4 Reliable and Safe State Machines for LEO Introduction to SAR and the benefits of a space-based approach
10:00 - 10:30	AMD (Topic TBD)
10:30 - 10:45	Break
10:45 - 11:30	Managing FPGA & SoC Projects: The Methodologies Behind BLT's Secrets to Success BLT's design methodologies for successful projects on the first try, every time How to make the tools work efficiently and quickly on large designs
11:30-12:00	AMD (Topic TBD)
12:00 -1:00	Lunch
1:00 - 1:30	AMD Versal
1:30 - 2:00	Versal Channelizer Benchmark (AI vs PL) A comparison of results when implementing in Programmable Logic vs AI Engines Expectations on power consumption Trade-study between each approach
2:00 - 2:15	Break
2:15 - 2:45	Cross Triggering Is Your (Powerful) Friend Tips and tricks for debugging SoCs and systems which contain software and programmable logic Live Demonstration which shows engineers how to enable this capability for their designs
2:45-3:15	Engineering Roundtable Panel of Expert Engineers will answer audience questions Advanced Debugging Tips & Tricks for FPGA and SoC design will also be discussed
3:15 - 3:30	Closing Remarks
3:30 - 5:00	Networking Reception