Category: SoC

Clock Domain Crossing (CDC)

Clock Domain Crossing (CDC) Made Simple: Best Practices for Vivado Users

By

Managing clock domain crossing (CDC) is one of the most critical — and sometimes confusing — challenges in FPGA design. With modern designs often spanning multiple clock domains, ensuring safe data transfer across these domains is essential to avoiding metastability, timing issues, and unreliable system behavior. In this post, we’ll walk through how to approach … Continued

Achieving Timing Closure with Vivado Intelligent Design Runs

By

Vivado Intelligent Design Runs (IDR) are a powerful feature that helps designers achieve timing closure more efficiently. Timing closure is often one of the most persistent and frustrating challenges in FPGA development. For complex designs, especially those targeting UltraScale+ and Versal devices, traditional trial-and-error tuning of implementation strategies can lead to long debug cycles and … Continued
RF Analyzer

Comprehensive Overview of the RF Analyzer in AMD Vivado

By

The RF Analyzer in AMD Vivado represents a significant advancement in RF signal processing and analysis, tailored to address the complex requirements of modern communication systems, radar applications, and more. By bridging sophisticated configuration capabilities with user-friendly GUI controls, the tool equips engineers with the precision and flexibility required for optimal ADC (Analog-to-Digital Converter) and … Continued

AMD Versal AI Engine and AI Engine-ML. Which is right for you?

By

The AMD Versal architecture introduced a new adaptable compute domain, the AI Engine. The AI Engine is a powerful coprocessor that can be used to implement vectorized algorithms that otherwise would be resource intensive on a traditional FPGA. While the amount of AI Engine tiles varies across the Versal lineup, the AI Engine itself is … Continued
High-Level Synthesis

Understanding What High-Level Synthesis (HLS) Is: Bridging the Gap Between Software and Hardware

By

In electronics and digital design with FPGAs and SoCs, the demand for more efficient, powerful, and faster hardware is unrelenting. Engineers and developers require ways to optimize their designs, making them faster and more energy efficient. One of the transformative technologies available to address this challenge is High-Level Synthesis (HLS). It plays a crucial role … Continued
Versal Adaptive SoC (ASoC)

Versal ACAP vs Versal Adaptive SoC

By

You may have heard the term Versal ACAP. Now, there’s Versal Adaptive SoC. What are they? What’s the difference? Let us explain. What is the Versal ACAP? In 2018, AMD Xilinx introduced the first adaptive compute acceleration platform, commonly known as an ACAP. The ACAP provides the robust functionality of an FPGA with adaptable programming … Continued

©2025 BLT Inc. All Rights Reserved.

∧