

BLT Adaptive Computing Summit

Emerging Solutions for Outer Space, Undersea, and Everywhere in Between

Sponsored by AMD

About the Event

Join the experts from BLT and the AMD Xilinx Adaptive and Embedded Computing Group for this in-person event discussing emerging technologies and solutions. Learn about the latest in SoC tools, technologies and cutting-edge solutions, from RFSoCs to Versal Adaptive SoCs (formerly called Versal ACAPs).

The event includes 8 sessions, hot buffet breakfast, hot buffet lunch, beverages, snacks, and a networking reception with hors d'oeuvres. For questions, please call 888-945-4691.

AMD is the official sponsor of this event.

One Event, Four Locations

Columbia, MD April 25

BLT Headquarters

9881 Broken Land Pkwy, Suite 400 Columbia, MD 21030

Melbourne, FL May 2

Hilton Melbourne

7247 Rialto Place Melbourne, FL 32812

Orlando, FL May 4

DoubleTree Orlando Airport

5555 Hazeltine National Dr Orlando, FL 32812

Huntsville, AL May 17

The Westin Huntsvil<u>le</u>

6800 Governors West NW Huntsville, AL 35806

https://bltinc.com/events/adaptive-computing-summit-southeast/

TICKETS:

Advanced Registration: \$199 per person (or 2 AMD Xilinx Training Credits)*
Late Registration: \$299 per person (or 3 AMD Xilinx training Credits)*

*See website for date/price change information

The ticket price includes: the cost of attending the event, hot breakfast, hot lunch, breaks, beverages, and the networking reception.

Limited tickets available. This is an in-person event. Space is limited.



BLT Adaptive Computing Summit

April 25

Columbia, MD Melbourne, FL May 2

Orlando, FL May 4

Huntsville, AL May 17

Agenda

TIME	TOPIC
8:00 - 9:00	Registration & Breakfast
9:00 - 9:15	Opening Remarks
9:15 - 10:00	 RFSoC Case Study: SAR on Orbit Low-Voltage IO for defense grade parts and considerations when using DDR4 Reliable and Safe State Machines for LEO Introduction to SAR and the benefits of a space-based approach
10:00-10:30	An Introduction to Versal, presented by AMD
10:30 - 10:45	Break
10:45 - 11:30	Common DSP function benchmarks (FIR, FFT and Matrix) – AIE vs. PL
11:30 - 12:00	Managing FPGA & SoC Projects: The Methodologies Behind BLT's Secrets to Success • BLT's design methodologies for successful projects on the first try, every time • How to make the tools work efficiently and quickly on large designs
12:00 - 1:00	Lunch
1:00 - 1:30	STAP Radar Design – Development Flow and Results
1:30 - 2:15	Versal Channelizer Benchmark (AI vs PL) • A comparison of results when implementing in Programmable Logic vs AI Engines • Expectations on power consumption • Trade-study between each approach
2:15 - 2:30	Break
2:30 - 3:00	DEMO: Cross Triggering Is Your (Powerful) Friend • Tips & tricks for debugging SoCs and systems which contain software and programmable logic • Live Demonstration which shows engineers how to enable this capability for their designs
3:00 - 3:30	System Mapping Tool – Deciding What Goes in AIE and What Goes in DSP58 (Versal)
3:30 - 4:00	 Engineering Roundtable Panel of Experts will provide valuable information and answer audience questions Space, Security, or DFX (topic dependent on location) Advanced Debugging Tips & Tricks for FPGA and SoC design
4:00	Closing Remarks
4:00 - 5:00	Networking Reception

https://bltinc.com/events/adaptive-computing-summit-southeast/